## SN75LBC179, SN65LBC179, SN65LBC179Q LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

SLLS173F - JANUARY 1994 - REVISED APRIL 2006


- **Designed for High-Speed Multipoint Data Transmission Over Long Cables**
- **Operates With Pulse Widths as Low** as 30 ns
- Low Supply Current . . . 5 mA Max
- Meets or Exceeds the Standard Requirements of ANSI RS-485 and ISO 8482:1987(E)
- Common-Mode Voltage Range of -7 V
- **Positive- and Negative-Output Current** Limiting
- **Driver Thermal Shutdown Protection**
- Pin Compatible With the SN75179B

#### description

The SN65LBC179. SN65LBC179Q. SN75LBC179 differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that meet or exceed the requirements of industry standards ANSI RS-485 and ISO 8482:1987(E). Both devices are designed using TI's proprietary LinBiCMOS™ with the low power consumption of CMOS and the precision and robustness of bipolar transistors in the same circuit.

SN65LBC179. SN65LBC179Q. SN75LBC179 combine a differential line driver and differential line receiver and operate from a single 5-V supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off  $(V_{CC} = 0)$ . These parts feature a wide common-mode voltage range making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. The line driver shuts down at a junction temperature of approximately 172°C.

#### **DOR PPACKAGE** (TOP VIEW)



#### **Function Tables**

#### **DRIVER**


INPUT	OUTPUTS			
D	Y Z			
Н	H L			
L	L H			

#### **RECEIVER**

DIFFERENTIAL INPUTS	OUTPUT
A-B	R
V <sub>ID</sub> ≥ 0.2 V	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	?
$V_{ID} \le -0.2 V$	L
Open circuit	Н


H = high level,L = low level, ? = indeterminate

#### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IFC Publication 617-12.

#### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinBiCMOS is a trademark of Texas Instruments.


SLLS173F - JANUARY 1994 - REVISED APRIL 2006

#### description (continued)

The SN65LBC179, SN65LBC179Q, and SN75LBC179 are available in the 8-pin dual-in-line and small-outline packages. The SN75LBC179 is characterized for operation over the commercial temperature range of 0°C to 70°C. The SN65LBC179 is characterized over the industrial temperature range of -40°C to 85°C. The SN65LBC179Q is characterized over the extended industrial or automotive temperature range of -40°C to 125°C.

#### schematics of inputs and outputs







# SN75LBC179, SN65LBC179, SN65LBC179Q LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

SLLS173F - JANUARY 1994 - REVISED APRIL 2006

#### absolute maximum ratings†

Supply voltage range, V <sub>CC</sub>	
Voltage range at A, B, Y, or Z (see Note 1)	
Voltage range at D or R (see Note 1)	0.3 V to V <sub>CC</sub> + 0.5 \
Receiver output current, IO	±10 mA
Continuous total power dissipation (see Note 2)	Internally limited
Total power dissipation	See Dissipation Rating Table

NOTES: 1. All voltage values are with respect to GND.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
High-level input voltage, VIH	D	2			V	
Low-level input voltage, V <sub>IL</sub>	D			8.0	V	
Differential input voltage, V <sub>ID</sub>		-6‡		6	V	
Voltage at any bus terminal (separately or common-mode), VO, VI, or VIC	A, B, Y, or Z	-7		12	V	
	Y or Z			-60		
High-level output current, IOH	R			-8	mA	
	Y or Z			60		
Low-level output current, IOL	R			8	mA	
Junction temperature, T <sub>J</sub>				140	°C	
	SN65LBC179	-40		85		
Operating free-air temperature, T <sub>A</sub>	SN65LBC179Q	-40		125	°C	
	SN75LBC179	0		70		

The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for differential input voltage, voltage at any bus terminal (separately or common mode), operating temperature, input threshold voltage, and common-mode output voltage.

#### DISSIPATION RATING TABLE

PACKAGE	THERMAL MODEL	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
	Low K <sup>†</sup>	526 mW	5.0 mW/°C	301 mW	226 mW
D	High K <sup>‡</sup>	882 mW	8.4 mW/°C	504 mW	378 mW
Р		840 mW	8.0 mW/°C	480 mW	360 mW

<sup>†</sup> In accordance with the low effective thermal conductivity metric definitions of EIA/JESD 51-3.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The maximum operating junction temperature is internally limited. Uses the dissipation rating table to operate below this temperature.

<sup>‡</sup> In accordance with the high effective thermal conductivity metric definitions of EIA/JESD 51-7.

# SN75LBC179, SN65LBC179, SN65LBC179Q LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

SLLS173F - JANUARY 1994 - REVISED APRIL 2006

#### **DRIVER SECTION**

#### electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS			MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V
		$R_L = 54 \Omega$ ,	SN65LBC179, SN65LBC179Q	1.1	2.2	5	
	5" " " " " " " " " " " " " " " " " " "	See Figure 1	SN75LBC179	1.5	2.2	5	.,
IVODI	Differential output voltage (see Note 3)	$R_L = 60 \Omega$ ,	SN65LBC179, SN65LBC179Q	1.1	2.2	5	V
		See Figure 2	SN75LBC179	1.5	2.2	5	
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage (see Note 4)	See Figures 1 and 2				±0.2	V
Voc	Common-mode output voltage			1	2.5	3	V
Δ VOC	Change in magnitude of common-mode output voltage (see Note 4)	$R_L = 54 \Omega$ ,	See Figure 1			±0.2	٧
IO	Output current with power off	V <sub>C</sub> C = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
lн	High-level input current	V <sub>I</sub> = 2.4 V				-100	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V				-100	μΑ
los	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V				±250	mA
Icc	Supply current	No load	SN65LBC179, SN75LBC179		4.2	5	mA
			SN65LBC179Q		4.2	7	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

- NOTES: 3. The minimum V<sub>OD</sub> specification of the SN65179 may not fully comply with ANSI RS-485 at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal transmission distance
  - 4.  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in the steady-state magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	MIN	MAX	UNIT	
t <sub>d</sub> (OD)	Differential-output delay time	D. 54.0	Coo Figuro 2	7	18	ns
t <sub>t</sub> (OD)	Differential transition time	$R_L = 54 \Omega$ ,	See Figure 3	5	20	ns

SLLS173F - JANUARY 1994 - REVISED APRIL 2006

#### **RECEIVER SECTION**

#### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST (	ONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				0.2	V
$V_{IT-}$	Negative-going input threshold voltage	IO = 8 mA		-0.2			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				45		mV
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -8 mA	3.5	4.5		V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	IOL = 8 mA		0.3	0.5	V
		V <sub>I</sub> = 12 V, Other inputs at 0 V,	SN65LB0 SN75LB0	· ·	0.7	1	mA
		V <sub>CC</sub> = 5 V	SN65LB	C179Q	0.7	1.2	mA
		V <sub>I</sub> = 12 V, Other inputs at 0 V,	SN65LB0 SN75LB0	· ·	0.8	1	mA
ļ.	Due input current	VCC = 0 V	SN65LB	C179Q	0.8	1.2	mA
1	Bus input current	$V_{\parallel} = -7 \text{ V},$ Other inputs at 0 V,	SN65LB0 SN75LB0	· ·	-0.5	-0.8	mA
		$V_{CC} = 5 V$	SN65LB	C179Q	-0.5	-1.0	mA
		$V_I = -7 \text{ V},$ Other inputs at 0 V,	SN65LB0 SN75LB0	· ·	-0.5	-0.8	mA
		ACC = 0 A	SN65LB0	C179Q	-0.5	-1.0	mA

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output	Via 45V4545V Soc Figure 4	15		30	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	$V_{ID} = -1.5 \text{ V}$ to 1.5 V, See Figure 4	15		30	ns
tsk(p)	Pulse skew (   t <sub>PHL</sub> - t <sub>PLH</sub>   )	Coo Figure 4		3	6	ns
t <sub>t</sub>	Transition time	See Figure 4		3	5	ns

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltage Test Circuit

#### PARAMETER MEASUREMENT INFORMATION






Figure 2. Differential Output Voltage Test Circuit



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 
  - B. C<sub>I</sub> includes probe and jig capacitance.

Figure 3. Driver Test Circuits and Differential Output Delay and Transition Time Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Receiver Test Circuit and Propagation Delay and Transition Time Voltage Waveforms



#### TYPICAL CHARACTERISTICS






Figure 5




DRIVER **LOW-LEVEL OUTPUT VOLTAGE** ٧S **LOW-LEVEL OUTPUT CURRENT** 5 V<sub>CC</sub> = 5 V 4.5 T<sub>A</sub> = 25°C V<sub>OL</sub>- Low-Level Output Voltage - V 4 3.5 3 2.5 2 1.5 1 0.5 0 0 20 40 60 80 100 120 IOL - Low-Level Output Current - mA

Figure 6



#### TYPICAL CHARACTERISTICS








Figure 11




Figure 10





Figure 12

Vo - Output Voltage - V

#### **TYPICAL CHARACTERISTICS**



# RECEIVER PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 15

# SN75LBC179, SN65LBC179, SN65LBC179Q LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

SLLS173F - JANUARY 1994 - REVISED APRIL 2006

#### THERMAL CHARACTERISTICS - D PACKAGE

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lunction to embiant the model relations of the	Low-K board, no air flow		199.4		
Junction-to-ambient thermal reisistance, θ <sub>JA</sub> †	High-K board, no air flow		119		0000
Junction-to-board thermal reisistance, θ <sub>JB</sub>	High-K board, no air flow	67			°C/W
Junction-to-case thermal reisistance, θ <sub>JC</sub>			46.6		
Average power dissipation, P(AVG)	R <sub>L</sub> = 54 $\Omega$ , input to D is 10 Mbps 50% duty cycle square wave, V <sub>CC</sub> = 5.25 V, T <sub>J</sub> = 130 °C.			330	mW
Thermal shutdown junction temperature, T <sub>SD</sub>			165		°C

<sup>†</sup> See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.

SLLS173F - JANUARY 1994 - REVISED APRIL 2006

#### THERMAL CHARACTERISTICS OF IC PACKAGES

 $\Theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 $\Theta_{JA}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\Theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\Theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\Theta_{JA}$  can be measured between these two test cards

 $\Theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\Theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\Theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\Theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure.  $\Theta_{JB}$  is only defined for the high-k test card.

 $\Theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 16).




Figure 16. Thermal Resistance



#### PACKAGE OPTION ADDENDUM

www.ti.com 26-Mar-2010

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LBC179D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65LBC179PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65LBC179QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC179QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC179D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC179DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC179DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC179DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC179P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75LBC179PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

www.ti.com 26-Mar-2010

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2010

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC179DR	SOIC	D	8	2500	(mm) 330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75LBC179DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 23-Mar-2010



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC179DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75LBC179DR	SOIC	D	8	2500	340.5	338.1	20.6

# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# D (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps